

## Functional Description

The ACTQ563 contains eight D-type latches with 3-STATE complementary outputs. When the Latch Enable (LE) input is HIGH, data on the $D_{n}$ inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on
the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (OE) input. When OE is LOW, the buffers are in the bi-state mode. When $\overline{\mathrm{OE}}$ is HIGH the buffers are in the high impedance mode but that does not interfere with entering new data into the latches.

Function Table

| Inputs |  |  | Internal | Outputs | Function |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\text { OE }}$ | LE | D | Q | $\overline{\mathbf{O}}$ |  |
| H | X | X | X | Z | High-Z |
| H | H | L | H | Z | High-Z |
| H | H | H | L | Z | High-Z |
| H | L | X | NC | Z | Latched |
| L | H | L | H | H | Transparent |
| L | H | H | L | L | Transparent |
| L | L | X | NC | NC | Latched |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
$X=$ Immaterial
Z = High Impedance
NC = No Change
Logic Diagram


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


## DC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\overline{\mathrm{V}_{\mathrm{IH}}}$ | Minimum HIGH Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\overline{\mathrm{V} \text { IL }}$ | Maximum LOW Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\overline{\mathrm{V}_{\mathrm{OH}}}$ | Minimum HIGH Level Output Voltage | $\begin{aligned} & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 4.49 \\ & 5.49 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & \hline 4.4 \\ & 5.4 \end{aligned}$ | V | IOUT $=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 3.76 \\ & 4.76 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}(\text { Note } 2) \end{aligned}$ |
| $\overline{\mathrm{V}}$ OL | Maximum LOW Level Output Voltage | $\begin{aligned} & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \end{aligned}$ |  | IOUT $=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{IOL}_{2}=24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}(\text { Note } 2) \end{aligned}$ |
| $\mathrm{I}_{\mathrm{IN}}$ | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |
| Ioz | Maximum 3-STATE <br> Leakage Current | 5.5 |  | $\pm 0.25$ | $\pm 2.5$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}, \text { GND } \end{aligned}$ |
| ${ }_{\text {CCT }}$ | Maximum ICC/Input | 5.5 | 0.6 |  | 1.5 | mA | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-2.1 \mathrm{~V}$ |
| IOLD | Minimum Dynamic Output Current (Note 3) | 5.5 |  |  | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V} \mathrm{Max}$ |
| IOHD |  | 5.5 |  |  | -75 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| ICC | Maximum Quiescent Supply Current | 5.5 |  | 4.0 | 40.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CC }}$ or GND |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output <br> Maximum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | 1.1 | 1.5 |  | V | Figure 1, Figure 2 (Note 4)(Note 5) |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output <br> Minimum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | -0.6 | -1.2 |  | V | Figure 1, Figure 2 <br> (Note 4)(Note 5) |
| $\overline{\mathrm{V}} \mathrm{HD}$ | Minimum HIGH Level Dynamic Input Voltage | 5.0 | 1.9 | 2.2 |  | V | (Note 4)(Note 6) |
| $\mathrm{V}_{\text {ILD }}$ | Maximum LOW Level Dynamic Input Voltage | 5.0 | 1.2 | 0.8 |  | V | (Note 4)(Note 6) |
| Note 2: All outputs loaded; thresholds on input associated with output under test. <br> Note 3: Maximum test duration 2.0 ms , one output loaded at a time. <br> Note 4: DIP package. <br> Note 5: Max number of outputs defined as (n). Data inputs are driven OV to 3V. One output @ GND. |  |  |  |  |  |  |  |

© DC Electrical Characteristics (Continued)
74ACTQ563
Note 6: Max number of data inputs ( $n$ ) switching. ( $n-1$ ) inputs switching 0 V to 3 V . Input-under-test switching; 3 V to threshold ( $\mathrm{V}_{\mathrm{ILD}}$ ), 0 V to threshold $\left(\mathrm{V}_{\mathrm{IHD}}\right)$, $\mathrm{f}=1 \mathrm{MHz}$.

| AC Electrical Characteristics |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ \text { (Note 7) } \end{gathered}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\overline{t_{\text {PHL }}}$ <br> $t_{\text {PLH }}$ | Propagation Delay $D_{n} \text { to } O_{n}$ | $\begin{aligned} & \hline 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} 11.5 \\ 7.5 \end{gathered}$ | $\begin{aligned} & 2.5 \\ & 1.5 \end{aligned}$ | $\begin{gathered} 12.0 \\ 8.0 \end{gathered}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay LE to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & \hline 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 8.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} 13.0 \\ 8.5 \end{gathered}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{gathered} 13.5 \\ 9.0 \end{gathered}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZL}} \\ & \mathrm{t}_{\mathrm{PZH}} \end{aligned}$ | Output Enable Time | $\begin{aligned} & \hline 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & \hline 2.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 8.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} 13.0 \\ 8.5 \end{gathered}$ | $\begin{aligned} & \hline 2.5 \\ & 1.5 \end{aligned}$ | $\begin{gathered} 13.5 \\ 9.0 \end{gathered}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time | $\begin{aligned} & \hline 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 6.5 \end{aligned}$ | $\begin{gathered} \hline 14.5 \\ 9.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 15.0 \\ & 10.0 \end{aligned}$ | ns |
| toshL <br> $\mathrm{t}_{\mathrm{OSLH}}$ | Output to Output Skew (Note 8) $D_{n} \text { to } O_{n}$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | ns |

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW ( $\mathrm{t}_{\mathrm{OSHL}}$ ) or LOW to HIGH ( $\mathrm{t}_{\mathrm{OSLH}}$ ). Parameter guaranteed by design.

## AC Operating Requirements

| Symbol | Parameter | $V_{C C}$ <br> (V) <br> (Note 9) | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ |  | teed Minimum |  |
| $\mathrm{t}_{\mathrm{s}}$ | Setup Time, HIGH or LOW $\mathrm{D}_{\mathrm{n}}$ to LE | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 3.0 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time, HIGH or LOW $\mathrm{D}_{\mathrm{n}}$ to LE | $\begin{aligned} & \hline 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{W}}$ | LE Pulse Width, HIGH | $\begin{aligned} & \hline 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \hline 4.0 \\ & 4.0 \end{aligned}$ | ns |

## Capacitance

| Symbol | Parameter | Typ | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 4.5 | pF | $\mathrm{V}_{\mathrm{CC}}=\mathrm{OPEN}$ |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | 42 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

## FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment
Hewlett Packard Model 8180A Word Generator
PC-163A Test Fixture
Tektronics Model 7854 Oscilloscope
Procedure:

1. Verify Test Fixture Loading: Standard Load 50 pF, $500 \Omega$.
2. Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
3. Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
4. Set the HFS generator to toggle all but one output at a frequency of 1 MHz . Greater frequencies will increase DUT heating and effect the results of the measurement.

$\mathrm{V}_{\mathrm{OHV}}$ and $\mathrm{V}_{\text {OLP }}$ are measured with respect to ground reference
Input pulses have the following characteristics.
$\mathrm{f}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}$, skew $<150 \mathrm{ps}$.
FIGURE 1. Quiet Output Noise Voltage Waveforms
5. Set the HFS generator input levels at OV LOW and 3 V HIGH for ACT devices and OV LOW and 5V HIGH for $A C$ devices. Verify levels with a $n$ oscilloscope.
$\mathrm{V}_{\mathrm{OLP}} / \mathrm{V}_{\mathrm{OLV}}$ and $\mathrm{V}_{\mathrm{OHP}} / \mathrm{V}_{\mathrm{OHV}}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a $50 \Omega$ coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure $\mathrm{V}_{\text {OLP }}$ and $\mathrm{V}_{\text {OLV }}$ on the quiet output during the worst case transition for active and enable. Measure $\mathrm{V}_{\mathrm{OHP}}$ and $\mathrm{V}_{\mathrm{OHV}}$ on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

$$
\mathrm{V}_{\mathrm{ILD}} \text { and } \mathrm{V}_{\mathrm{IHD}}:
$$

- Monitor one of the switching outputs using a $50 \Omega$ coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, $\mathrm{V}_{\mathrm{IL}}$, until the output begins to oscillate or steps out a min of 2 ns . Oscillation is defined as noise on the output LOW level that exceeds $\mathrm{V}_{\text {IL }}$ limits, or on output HIGH levels that exceed $\mathrm{V}_{\mathrm{IH}}$ limits. The input LOW voltage level at which oscillation occurs is defined as $\mathrm{V}_{\text {ILD }}$
- Next decrease the input HIGH voltage level, $\mathrm{V}_{\mathrm{IH}}$, until the output begins to oscillate or steps out a min of 2 ns . Oscillation is defined as noise on the output LOW level that exceeds $\mathrm{V}_{\text {IL }}$ limits, or on output HIGH levels that exceed $\mathrm{V}_{I H}$ limits. The input HIGH voltage level at which oscillation occurs is defined as $\mathrm{V}_{\mathrm{IHD}}$.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.


[^0]Physical Dimensions inches (millimeters) unless otherwise noted


20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[^0]:    FIGURE 2. Simultaneous Switching Test Circuit

